

06 JUL 2006

PTO/SB/21 (09-04)


Approved for use through 07/31/2006. OMB 0651-0031


U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<b>TRANSMITTAL FORM</b>  <small>(to be used for all correspondence after initial filing)</small>	Application Number	10/581,754	
	Filing Date	05 June 2006	
	First Named Inventor	Cheng Zheng	
	Art Unit		
	Examiner Name		
Total Number of Pages in This Submission	32	Attorney Docket Number	42P23020

ENCLOSURES (Check all that apply)		
<input type="checkbox"/> Fee Transmittal Form <input type="checkbox"/> Fee Attached <input type="checkbox"/> Amendment/Reply <input type="checkbox"/> After Final <input type="checkbox"/> Affidavits/declaration(s) <input type="checkbox"/> Extension of Time Request <input type="checkbox"/> Express Abandonment Request <input type="checkbox"/> Information Disclosure Statement  <input checked="" type="checkbox"/> Certified Copy of Priority Document(s) <input type="checkbox"/> Reply to Missing Parts/ Incomplete Application <input type="checkbox"/> Reply to Missing Parts under 37 CFR 1.52 or 1.53	<input type="checkbox"/> Drawing(s) <input type="checkbox"/> Licensing-related Papers <input type="checkbox"/> Petition <input type="checkbox"/> Petition to Convert to a Provisional Application <input type="checkbox"/> Power of Attorney, Revocation Change of Correspondence Address <input type="checkbox"/> Terminal Disclaimer <input type="checkbox"/> Request for Refund <input type="checkbox"/> CD, Number of CD(s) _____ <input type="checkbox"/> Landscape Table on CD	<input type="checkbox"/> After Allowance Communication to TC <input type="checkbox"/> Appeal Communication to Board of Appeals and Interferences <input type="checkbox"/> Appeal Communication to TC (Appeal Notice, Brief, Reply Brief) <input type="checkbox"/> Proprietary Information <input type="checkbox"/> Status Letter <input checked="" type="checkbox"/> Other Enclosure(s) (please identify below): Return Receipt Postcard
Remarks		

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT			
Firm Name	BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN, LLP 12400 Wilshire Boulevard, Seventh floor, Los Angeles, CA 90025-1030		
Signature			
Printed name	James C. Scheller		
Date	7/6/2006	Reg. No.	31,195

CERTIFICATE OF TRANSMISSION/MAILING			
I hereby certify that this correspondence is being deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to: Mail Stop PCT, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.			
Signature			
Typed or printed name	Theresa Joenks	Date	7/6/06

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

中华人民共和国国家知识产权局  
STATE INTELLECTUAL PROPERTY OFFICE  
OF THE PEOPLE'S REPUBLIC OF CHINA



**证 明**  
**CERTIFICATE**

本证明之附件是向中国专利局作为受理局提交的下列国际申请副本  
THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY OF THE BELOW  
IDENTIFIED INTERNATIONAL APPLICATION THAT WAS FILED WITH THE  
CHINESE PATENT OFFICE AS RECEIVING OFFICE

国际申请号:

PCT/CN2005/002385

INTERNATIONAL APPLICATION NUMBER

国际申请日:

30. DEC 2005 (30. 12. 2005)

INTERNATIONAL FILING DATE

发明名称:

BIT-ALTERABLE, NON-VOLATILE MEMORY MANAGEMENT

TITLE OF INVENTION

**CERTIFIED COPY OF  
PRIORITY DOCUMENT**

中华人民共和国国家知识产权局局长  
COMMISSIONER OF THE STATE INTELLECTUAL PROPERTY  
OFFICE OF THE PEOPLE'S REPUBLIC OF CHINA

二零零六年六月十五日

PCT

## REQUEST

The undersigned requests that the present international application be processed according to the Patent Cooperation Treaty.

For receiving Office use only	
PCT/CN 2005 / 0 0 2 3 8 5	
International Application No.	
3 0 • DEC 2005 (3 0 • 1 2 • 2 0 0 5)	
International Filing Date	
RO/CN 中华人民共和国国家知识产权局 PCT International Application Name of receiving Office and "PCT International Application"	
Applicant's or agent's file reference (if desired) (12 characters maximum) I05BJ1140	

Box No. I TITLE OF INVENTION BIT-ALTERABLE, NON-VOLATILE MEMORY MANAGEMENT	
Box No. II APPLICANT <input type="checkbox"/> This person is also inventor	
Name and address: (Family name followed by given name; for a legal entity, full official designation. The address must include postal code and name of country. The country of the address indicated in this Box is the applicant's State (that is, country) of residence if no State of residence is indicated below.) INTEL CORPORATION 2200 Mission College Boulevard Santa Clara, California 95052 United States of America	
Telephone No. Facsimile No. Teleprinter No. Applicant's registration No. with the Office	
State (that is, country) of nationality: US	State (that is, country) of residence: US
This person is applicant for the purposes of: <input type="checkbox"/> all designated States <input checked="" type="checkbox"/> all designated States except the United States of America <input type="checkbox"/> the United States of America only <input type="checkbox"/> the States indicated in the Supplemental Box	
Box No. III FURTHER APPLICANT(S) AND/OR (FURTHER) INVENTOR(S)	
Name and address: (Family name followed by given name; for a legal entity, full official designation. The address must include postal code and name of country. The country of the address indicated in this Box is the applicant's State (that is, country) of residence if no State of residence is indicated below.) ZHANG, Claire Room 602, No.32, Lane 675, Gumei Road, Minhang District, Shanghai, P. R. China	
This person is: <input type="checkbox"/> applicant only <input checked="" type="checkbox"/> applicant and inventor <input type="checkbox"/> inventor only (If this check-box is marked, do not fill in below.) Applicant's registration No. with the Office	
State (that is, country) of nationality: CN	State (that is, country) of residence: CN
This person is applicant for the purposes of: <input type="checkbox"/> all designated States <input type="checkbox"/> all designated States except the United States of America <input checked="" type="checkbox"/> the United States of America only <input type="checkbox"/> the States indicated in the Supplemental Box	
<input checked="" type="checkbox"/> Further applicants and/or (further) inventors are indicated on a continuation sheet.	
Box No. IV AGENT OR COMMON REPRESENTATIVE; OR ADDRESS FOR CORRESPONDENCE	
The person identified below is hereby/has been appointed to act on behalf of the applicant(s) before the competent International Authorities as: <input checked="" type="checkbox"/> agent <input type="checkbox"/> common representative	
Name and address: (Family name followed by given name; for a legal entity, full official designation. The address must include postal code and name of country.) IntellecPro China Limited Suites 902-908, Ping'an Mansion, 23 Jinrong Dajie, Xicheng District, Beijing 100032, P. R. China	
Telephone No. 86-10-66215588 Facsimile No. 86-10-66210771 Teleprinter No. Agent's registration No. with the Office 11015	
<input type="checkbox"/> Address for correspondence: Mark this check-box where no agent or common representative is/has been appointed and the space above is used instead to indicate a special address to which correspondence should be sent.	

## Continuation of Box No. III FURTHER APPLICANT(S) AND/OR (FURTHER) INVENTOR(S)

If none of the following sub-boxes is used, this sheet should not be included in the request.

Name and address: (Family name followed by given name; for a legal entity, full official designation. The address must include postal code and name of country. The country of the address indicated in this Box is the applicant's State (that is, country) of residence if no State of residence is indicated below.)

WANG, Jeffrey

Room 701, No.8, Lane 199, Biyun Road, Pudong District,  
Shanghai, P. R. China

This person is:

☐ applicant only☒ applicant and inventor☐ inventor only (If this check-box is marked, do not fill in below.)

Applicant's registration No. with the Office

State (that is, country) of nationality:

CN

State (that is, country) of residence:

CN

This person is applicant for the purposes of:

☐ all designated States☐ all designated States except the United States of America☒ the United States of America only☐ the States indicated in the Supplemental Box

Name and address: (Family name followed by given name; for a legal entity, full official designation. The address must include postal code and name of country. The country of the address indicated in this Box is the applicant's State (that is, country) of residence if no State of residence is indicated below.)

This person is:

☐ applicant only☐ applicant and inventor☐ inventor only (If this check-box is marked, do not fill in below.)

Applicant's registration No. with the Office

State (that is, country) of nationality:

State (that is, country) of residence:

This person is applicant for the purposes of:

☐ all designated States☐ all designated States except the United States of America☐ the United States of America only☐ the States indicated in the Supplemental Box

Name and address: (Family name followed by given name; for a legal entity, full official designation. The address must include postal code and name of country. The country of the address indicated in this Box is the applicant's State (that is, country) of residence if no State of residence is indicated below.)

This person is:

☐ applicant only☐ applicant and inventor☐ inventor only (If this check-box is marked, do not fill in below.)

Applicant's registration No. with the Office

State (that is, country) of nationality:

State (that is, country) of residence:

This person is applicant for the purposes of:

☐ all designated States☐ all designated States except the United States of America☐ the United States of America only☐ the States indicated in the Supplemental Box

Name and address: (Family name followed by given name; for a legal entity, full official designation. The address must include postal code and name of country. The country of the address indicated in this Box is the applicant's State (that is, country) of residence if no State of residence is indicated below.)

This person is:

☐ applicant only☐ applicant and inventor☐ inventor only (If this check-box is marked, do not fill in below.)

Applicant's registration No. with the Office

State (that is, country) of nationality:

State (that is, country) of residence:

This person is applicant for the purposes of:

☐ all designated States☐ all designated States except the United States of America☐ the United States of America only☐ the States indicated in the Supplemental Box

☐ Further applicants and/or (further) inventors are indicated on another continuation sheet.

**Box No. V DESIGNATIONS**

The filing of this request constitutes under Rule 4.9(a), the designation of all Contracting States bound by the PCT on the international filing date, for the grant of every kind of protection available and, where applicable, for the grant of both regional and national patents.

However,

- ☐ DE Germany is not designated for any kind of national protection
- ☐ KR Republic of Korea is not designated for any kind of national protection
- ☐ RU Russian Federation is not designated for any kind of national protection

*(The check-boxes above may be used to exclude (irrevocably) the designations concerned in order to avoid the ceasing of the effect, under the national law, of an earlier national application from which priority is claimed. See the Notes to Box No. V as to the consequences of such national law provisions in these and certain other States.)*

**Box No. VI PRIORITY CLAIM**

The priority of the following earlier application(s) is hereby claimed:

Filing date of earlier application (day/month/year)	Number of earlier application	Where earlier application is:		
		national application: country or Member of WTO	regional application:* regional Office	international application: receiving Office
item (1)				
item (2)				
item (3)				

☐ Further priority claims are indicated in the Supplemental Box.

The receiving Office is requested to prepare and transmit to the International Bureau a certified copy of the earlier application(s) *(only if the earlier application was filed with the Office which for the purposes of this international application is the receiving Office)* identified above as:

☐ all items      ☐ item (1)      ☐ item (2)      ☐ item (3)      ☐ other, see Supplemental Box

\* Where the earlier application is an ARIPO application, indicate at least one country party to the Paris Convention for the Protection of Industrial Property or one Member of the World Trade Organization for which that earlier application was filed (Rule 4.10(b)(ii)).

**Box No. VII INTERNATIONAL SEARCHING AUTHORITY**

Choice of International Searching Authority (ISA) *(if two or more International Searching Authorities are competent to carry out the international search, indicate the Authority chosen; the two-letter code may be used):*

ISA / CN

Request to use results of earlier search; reference to that search *(if an earlier search has been carried out by or requested from the International Searching Authority):*

Date (day/month/year)      Number      Country (or regional Office)

**Box No. VIII DECLARATIONS**

The following declarations are contained in Boxes Nos. VIII (i) to (v) *(mark the applicable check-boxes below and indicate in the right column the number of each type of declaration):*

Number of  
declarations


- |   |  |   |
|---|--|---|
| <input type="checkbox"/> Box No. VIII (i)   | Declaration as to the identity of the inventor   | : |
| <input type="checkbox"/> Box No. VIII (ii)  | Declaration as to the applicant's entitlement, as at the international filing date, to apply for and be granted a patent             | : |
| <input type="checkbox"/> Box No. VIII (iii) | Declaration as to the applicant's entitlement, as at the international filing date, to claim the priority of the earlier application | : |
| <input type="checkbox"/> Box No. VIII (iv)  | Declaration of inventorship (only for the purposes of the designation of the United States of America)                               | : |
| <input type="checkbox"/> Box No. VIII (v)   | Declaration as to non-prejudicial disclosures or exceptions to lack of novelty   | : |

## Box No. IX CHECK LIST; LANGUAGE OF FILING

This international application contains:		This international application is accompanied by the following item(s) (mark the applicable check-boxes below and indicate in right column the number of each item):		Number of items
(a) on paper, the following number of sheets:		1. <input checked="" type="checkbox"/> fee calculation sheet		1
request (including declaration sheets)	4	2. <input type="checkbox"/> original separate power of attorney		
description (excluding sequence listing and/or tables related thereto)	12	3. <input type="checkbox"/> original general power of attorney		
claims	6	4. <input type="checkbox"/> copy of general power of attorney; reference number, if any: .....		
abstract	1	5. <input type="checkbox"/> statement explaining lack of signature		
drawings	5	6. <input type="checkbox"/> priority document(s) identified in Box No. VI as item(s): .....		
Sub-total number of sheets	28	7. <input type="checkbox"/> translation of international application into (language): .....		
sequence listing		8. <input type="checkbox"/> separate indications concerning deposited microorganism or other biological material		
tables related thereto		9. <input type="checkbox"/> sequence listing in electronic form (indicate type and number of carriers)		
(for both, actual number of sheets if filed on paper, whether or not also filed in electronic form; see (c) below)		(i) <input type="checkbox"/> copy submitted for the purposes of international search under Rule 13ter only (and not as part of the international application):		
Total number of sheets	28	(ii) <input type="checkbox"/> (only where check-box (b)(i) or (c)(i) is marked in left column) additional copies including, where applicable, the copy for the purposes of international search under Rule 13ter		
		(iii) <input type="checkbox"/> together with relevant statement as to the identity of the copy or copies with the sequence listing mentioned in left column		
(b) <input type="checkbox"/> only in electronic form (Section 801(a)(i))		10. <input type="checkbox"/> tables in electronic form related to sequence listing (indicate type and number of carriers)		
(i) <input type="checkbox"/> sequence listing		(i) <input type="checkbox"/> copy submitted for the purposes of international search under Section 802(b-quater) only (and not as part of the international application)		
(ii) <input type="checkbox"/> tables related thereto		(ii) <input type="checkbox"/> (only where check-box (b)(ii) or (c)(ii) is marked in left column) additional copies including, where applicable, the copy for the purposes of international search under Section 802(b-quater)		
(c) <input type="checkbox"/> also in electronic form (Section 801(a)(ii))		(iii) <input type="checkbox"/> together with relevant statement as to the identity of the copy or copies with the tables mentioned in left column		
(i) <input type="checkbox"/> sequence listing		11. <input type="checkbox"/> other (specify): .....		
(ii) <input type="checkbox"/> tables related thereto				
Type and number of carriers (diskette, CD-ROM, CD-R or other) on which are contained the				
<input type="checkbox"/> sequence listing: .....				
<input type="checkbox"/> tables related thereto: .....				
(additional copies to be indicated under items 9(ii) and/or 10(ii), in right column)				
Figure of the drawings which should accompany the abstract:		Language of filing of the international application:		English

## Box No. X SIGNATURE OF APPLICANT, AGENT OR COMMON REPRESENTATIVE

Next to each signature, indicate the name of the person signing and the capacity in which the person signs (if such capacity is not obvious from reading the request).



IntellecPro China Limited

For receiving Office use only		2. Drawings: <input type="checkbox"/> received:  <input type="checkbox"/> not received:
1. Date of actual receipt of the purported international application:	30 · DEC 2005 (30 · 12 · 2005)	
3. Corrected date of actual receipt due to later but timely received papers or drawings completing the purported international application:		
4. Date of timely receipt of the required corrections under PCT Article 11(2):		
5. International Searching Authority (if two or more are competent): ISA /	6. <input type="checkbox"/> Transmittal of search copy delayed until search fee is paid	

## For International Bureau use only

Date of receipt of the record copy by the International Bureau:

This sheet is not part of and does not count as a sheet of the international application.

PCT

FEE CALCULATION SHEET

Annex to the Request

For receiving Office use only

PCT/CN 2005 / 0 0 2 3 8 5  
International Application No.

30 · DEC 2005 (30 · 12 · 2005)  
Date stamp of the receiving Office

Applicant's or agent's  
file reference

I05BJ1140

Applicant

INTEL CORPORATION, et al.

CALCULATION OF PRESCRIBED FEES

1. TRANSMITTAL FEE

CNY 500 [T]

CNY 500.-

2. SEARCH FEE

CNY 1500 [S]

CNY 1500.-

International search to be carried out by

CN

(If two or more International Searching Authorities are competent to carry out the international search, indicate the name of the Authority which is chosen to carry out the international search.)

3. INTERNATIONAL FILING FEE

Where items (b) and/or (c) of Box No. IX apply, enter Sub-total number of sheets } 28  
Where items (b) and (c) of Box No. IX do not apply, enter Total number of sheets }

[i1] first 30 sheets

CHF 1400 [i1]

CHF 1400.-

[i2]

number of sheets  
in excess of 30

x

fee per sheet

[i2]

[i3]

additional component (only if a sequence listing and/or tables related thereto are filed in electronic form under Section 801(a)(i), or both in that form and on paper, under Section 801(a)(ii):

400 x

fee per sheet

[i3]

Add amounts entered at i1, i2 and i3 and enter total at I

CHF 1400 [I]

CHF 1400.-

(Applicants from certain States are entitled to a reduction of 75% of the international filing fee. Where the applicant is (or all applicants are) so entitled, the total to be entered at I is 25% of the international filing fee.)

4. FEE FOR PRIORITY DOCUMENT (if applicable)

CHF 1400 CNY 2000

5. TOTAL FEES PAYABLE

TOTAL

Add amounts entered at T, S, I and P, and enter total in the TOTAL box

MODE OF PAYMENT (Not all modes of payment may be available at all receiving Offices)

☒ authorization to charge  
deposit account (see below)

☐ postal money order

☐ cash

☐ coupons

☐ cheque

☐ bank draft

☐ revenue stamps

☐ other (specify):

AUTHORIZATION TO CHARGE (OR CREDIT) DEPOSIT ACCOUNT

(This mode of payment may not be available at all receiving Offices)

☒ Authorization to charge the total fees indicated above.

☐ (This check-box may be marked only if the conditions for deposit accounts of the receiving Office so permit) Authorization to charge any deficiency or credit any overpayment in the total fees indicated above.

☐ Authorization to charge the fee for priority document.

Receiving Office: RO/ CN

Deposit Account No.:

Date:

Name:

Signature:



## BIT-ALTERABLE, NON-VOLATILE MEMORY MANAGEMENT

### TECHNICAL FIELD

[0001] Embodiments of the invention relate to use of bit-alterable, non-volatile memory devices. More specifically, embodiments of the invention relate to memory management techniques for use with bit-alterable, non-volatile memory devices.

### BACKGROUND

[0002] Many current non-volatile memories, for example, flash memory require data to be organized in blocks that may store file fragments. As a result, significant portions of a block of memory may go unused because of a relationship between the size of the file fragment and the size of the block.

[0003] A further characteristic of flash memory is that a complete block of memory must be erased at the same time. Data to be saved beyond the erase operation must be copied to a different block of memory. Thus, erasing data or consolidation of data in flash memory can be a complex and time consuming operation.

### BRIEF DESCRIPTION OF THE DRAWINGS

Embodiments of the invention are illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings in which like reference numerals refer to similar elements.

Figure 1 is a block diagram of one embodiment of an electronic system.

**Figure 2a** is a conceptual illustration of a data volume of a traditional, non-volatile memory having system data stored therein.

**Figure 2b** is a conceptual illustration of a data volume of a bit-alterable, non-volatile memory having system data stored therein.

**Figure 3** is a flow diagram of one embodiment for utilizing system data in a bit-alterable, non-volatile memory.

**Figure 4a** is a conceptual illustration of a traditional non-volatile memory having multiple blocks and storing multiple fragments.

**Figure 4b** is a conceptual illustration of a bit-alterable, non-volatile memory having multiple blocks and storing multiple fragments.

**Figure 5a** is a conceptual illustration of a traditional non-volatile memory having multiple blocks and storing multiple fragments that correspond to a single file having a size greater than a single block.

**Figure 5b** is a conceptual illustration of a bit-alterable, non-volatile memory having multiple blocks and storing multiple fragments that correspond to a single file having a size greater than a single block.

#### DETAILED DESCRIPTION

[0004] In the following description, numerous specific details are set forth. However, embodiments of the invention may be practiced without these specific details. In other instances, well-known circuits, structures and techniques have



not been shown in detail in order not to obscure the understanding of this description.

[0005] There currently exist technologies that provide bit-alterable, non-volatile memories. These memories are non-volatile like current flash memories, but unlike current flash memories, individual bit value can be modified without the need to erase an entire block of memory. Thus, bit-alterable, non-volatile memories are potentially more flexible than current flash memories. However, much software has been written in support of flash memory for many applications, for example, removable memory have been written to support the characteristics of flash memory.

[0006] File systems utilize various system control data to manage data volume. In traditional flash memory some system data are stored as floating data objects with a specified type or identifier. Examples of which are the Bad Block Table and Shutdown Info. These system data may be updated and their locations may change after multiple updates. Therefore, the file system may be required to scan the whole data volume to search for and identify the system data during initialization.

[0007] In a bit-alterable, non-volatile memory these system data could be stored at specific locations and could be edited directly without changing their locations, so there is no need for the file system search. As the wear-leveling issue is concerned, an address table could be used for those frequently updated system data. The address table itself may be stored at a

specific location and can direct the file system to the corresponding control data, by which the wear-leveling could be balanced.

[0008] In traditional non-volatile (e.g., flash) memory, block removal refers to a technique that may be used to eliminate the file system dependency on flash blocks. To reclaim dirty space, in current flash designs, the file system reserves an empty block as the spare block. During reclamation, valid data may be copied from a data block to the spare block and the original data block may be erased and so the dirty space is reclaimed. Restricted by this mechanism, a single data fragment should not span multiple blocks in traditional non-volatile memory.

[0009] However in a bit-alterable, non-volatile memory, the erase operation as used in flash memory is no longer required to reclaim dirty space and file system may not necessary to be aware of memory blocks. Thus, in one embodiment, the block restriction of data fragment storage can be removed. A header-fragment pair now could span multiple blocks and a single data fragment could span multiple blocks.

[0010] **Figure 1** is a block diagram of one embodiment of an electronic system. The electronic system illustrated in Figure 1 is intended to represent a range of electronic systems (either wired or wireless) including, for example, desktop computer systems, laptop computer systems, cellular telephones, personal digital assistants (PDAs) including cellular-enabled PDAs, set top boxes. Alternative electronic systems may include more, fewer and/or different components.



[0011] Electronic system 100 includes bus 105 or other communication device to communicate information, and processor 110 coupled to bus 105 that may process information. While electronic system 100 is illustrated with a single processor, electronic system 100 may include multiple processors and/or co-processors. Electronic system 100 further may include random access memory (RAM) or other storage device 120 (referred to as memory 120), coupled to bus 105 and may store information and instructions that may be executed by processor 110. Memory 120 may also be used to store temporary variables or other intermediate information during execution of instructions by processor 110. A portion, or all, of memory 120 may include bit-alterable, non-volatile memory.

[0012] The bit-alterable, non-volatile memory may include, for example, may be Ovonic Unified Memory™ (OUM™). Ovonic Unified Memory and OUM are trademarks currently owned by Energy Conversion Devices, Inc. Other bit-alterable, non-volatile memory technologies may also exist that may be used as described herein.

[0013] OUM, for example, is a semiconductor memory technology based on a reversible structural phase change. In a thin film chalcogenide (from Column VI of the Periodic Table) alloy material (e.g., GeSbTe) phase changes between an amorphous phase and a crystalline phase is used as the data storage mechanism. Other phase change alloys may also be used, including, but not limited to, GaSb, InSb, InSe, Sb<sub>2</sub>Te<sub>3</sub>, GeTe, Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>, InSbTe, GaSeTe, SnSb<sub>2</sub>Te<sub>4</sub>, InSbGe, AgInSbTe, (GeSn)SbTe, GeSb(SeTe), and Te<sub>81</sub>Ge<sub>15</sub>Sb<sub>2</sub>S<sub>2</sub>.



[0014] Chalcogenide alloys may exhibit electronic threshold switching that may allow cells to be programmed at a relatively low voltage whether in a resistive or a conductive state. A memory cell may be programmed by application of a current pulse at a voltage above the switching threshold. The programming pulse may drive the memory cell into a high-resistance state or a low-resistance state depending on the current magnitude. Data stored in a cell may be read by measurement of cell resistance.

[0015] A relatively small volume of active media in each memory cell acts as a fast programmable resistor that can switch between a high-resistive state and a low-resistive state. In general, OUM may be manufactured using a complementary metal oxide semiconductor (CMOS) process with the addition of layers to form the thin film memory element.

[0016] Electronic system 100 may also include read only memory (ROM) and/or other static storage device 130 coupled to bus 105 that may store static information and instructions for processor 110. Data storage device 140 may be coupled to bus 105 to store information and instructions. Data storage device 140 such as a magnetic disk or optical disc and corresponding drive may be coupled to electronic system 100.

[0017] Electronic system 100 may also be coupled via bus 105 to display device 150, such as a cathode ray tube (CRT) or liquid crystal display (LCD), to display information to a user. Alphanumeric input device 160, including alphanumeric and other keys, may be coupled to bus 105 to communicate information and command selections to processor 110. Another type of user input device is cursor control 170,

such as a mouse, a trackball, or cursor direction keys to communicate direction information and command selections to processor 110 and to control cursor movement on display 150.

[0018] Electronic system 100 further may include network interface(s) 180 to provide access to a network, such as a local area network. Network interface(s) 180 may include, for example, a wireless network interface having antenna 185, which may represent one or more antenna(e). Network interface(s) 180 may also include, for example, a wired network interface to communicate with remote devices via network cable 187, which may be, for example, an Ethernet cable, a coaxial cable, a fiber optic cable, a serial cable, or a parallel cable.

[0019] In one embodiment, network interface(s) 180 may provide access to a local area network, for example, by conforming to IEEE 802.11b and/or IEEE 802.11g standards, and/or the wireless network interface may provide access to a personal area network, for example, by conforming to Bluetooth standards. Other wireless network interfaces and/or protocols can also be supported.

[0020] IEEE 802.11b corresponds to IEEE Std. 802.11b-1999 entitled "Local and Metropolitan Area Networks, Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications: Higher-Speed Physical Layer Extension in the 2.4 GHz Band," approved September 16, 1999 as well as related documents. IEEE 802.11g corresponds to IEEE Std. 802.11g-2003 entitled "Local and Metropolitan Area Networks, Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications, Amendment 4: Further Higher Rate Extension in the 2.4 GHz Band," approved June 27, 2003 as well as related



documents. Bluetooth protocols are described in "Specification of the Bluetooth System: Core, Version 1.1," published February 22, 2001 by the Bluetooth Special Interest Group, Inc. Associated as well as previous or subsequent versions of the Bluetooth standard may also be supported.

[0021] In addition to, or instead of, communication via wireless LAN standards, network interface(s) 180 may provide wireless communications using, for example, Time Division, Multiple Access (TDMA) protocols, Global System for Mobile Communications (GSM) protocols, Code Division, Multiple Access (CDMA) protocols, and/or any other type of wireless communications protocol.

[0022] **Figure 2a** is a conceptual illustration of a data volume of a traditional, non-volatile memory having system data stored therein. In traditional, non-volatile memories (e.g., flash memory), system data 230 may be stored in any location of data volume 210. In order to locate system data 230, an electronic system with which the memory is used may be required to scan data volume 210 to locate system data 230.

[0023] **Figure 2b** is a conceptual illustration of a data volume of a bit-alterable, non-volatile memory having system data stored therein. A bit-alterable, non-volatile memory may include data volume 250 that may include system data 260. The system data for the bit-alterable memory may be the same as for the traditional memory except that system data 260 may be stored in a pre-selected location. Therefore, a scan of data volume 250 may not be required to locate system data 260. This may result in a shorter initialization time and therefore a



better user experience as compared to traditional non-volatile memory technologies.

[0024] If wear leveling is a concern for the bit-alterable, non-volatile memory the memory locations used to store system data 260 may be periodically changed. In one embodiment, a pointer to system data 260 may be stored in a pre-selected location. Because the expected service life of OUM is much greater than traditional flash memory movement of system data 260 may be unnecessary for some applications.

[0025] **Figure 3** is a flow diagram of one embodiment for utilizing system data in a bit-alterable, non-volatile memory. A memory location for the system data may be determined, 310. In one embodiment, the system data may be stored beginning at a fixed memory location. Alternatively, the system data may be stored at an offset from the base memory location that as indicated by a stored data value (e.g., an offset value stored in a register or memory location).

[0026] The system data may be read or otherwise utilized, 320. That is, the system data may be used in any manner known in the art. The system data may be loaded, if applicable, 330. System initialization may continue using the system data, if necessary, 340.

[0027] **Figure 4a** is a conceptual illustration of a traditional non-volatile memory having multiple blocks and storing multiple fragments. Data volume 410 of the traditional non-volatile memory may include any number of headers including header 425, which includes an indication of the memory location for

fragment 427. Fragment 427 must be smaller in size than memory block 420 so as to not overlap the boundary between memory block 420 and memory block 430.

[0028] Similarly, data volume 410 of the traditional non-volatile memory may also include header 435, which includes an indication of the memory location for fragment 437. Fragment 437 must be smaller in size than memory block 430 so as to not overlap the boundary between memory block 430 and a subsequent memory block (not illustrated in Figure 4a). Thus, a utilization of data volume 410 may be inefficient because data may be greatly fragmented, which may require management of many headers as well as access to many memory blocks to access a single file.

[0029] **Figure 4b** is a conceptual illustration of a bit-alterable, non-volatile memory having multiple blocks and storing multiple fragments. In one embodiment, the bit-alterable, non-volatile memory may utilize the same interface as a traditional non-volatile memory. That is, memory locations may be organized by blocks with a header to store an indication of the memory location of a corresponding data fragment.

[0030] In one embodiment, header 465 may be stored starting at a first memory location in data volume 450. Header 465 may include a pointer, or other indication, of a memory location corresponding to fragment 467, which may span a block boundary. That is, fragment 467 may be stored in memory locations that correspond to block 460 and block 470. Other headers and data fragments may be similarly stored in data volume 450.

[0031] The data stored in fragment 467 of Figure 4b may be the same data as stored in fragments 427 and 437 of Figure 4a. Because data may be stored in fewer fragments for in the bit-alterable, non-volatile memory as compared to the traditional non-volatile memory, fewer headers are required and the available memory locations are used more efficiently. Also, fewer memory accesses may be required, which may result in improved overall system performance.

[0032] **Figure 5a** is a conceptual illustration of a traditional non-volatile memory having multiple blocks and storing multiple fragments that correspond to a single file having a size greater than a single block. Data from a single file, or a single application-level block of data may be split into multiple fragments (e.g., 517, 527, 537, 547) with corresponding headers (e.g., 515, 525, 535, 545). Because the original block of data is larger than any of the individual memory blocks (e.g., 510, 520, 530, 540), a data fragment with corresponding header may completely fill a memory block. Thus, data may be fragmented and overhead added because of the structure of the traditional non-volatile memory. Thus, traditional non-volatile memories may introduce inefficiencies.

[0033] **Figure 5b** is a conceptual illustration of a bit-alterable, non-volatile memory having multiple blocks and storing multiple fragments that correspond to a single file having a size greater than a single block. The data stored in fragment 575 of data volume 550 in Figure 5b may be the same data as stored in fragments 517, 527, 537 and 547 of data volume 500 in Figure 5a. Because a data fragment may cross block boundaries, the single fragment 575 may store the data in logically adjacent memory locations in multiple blocks (e.g., 560, 570, 580, 590)

while requiring only a single header (e.g., 565). Because data may be stored in fewer fragments for in the bit-alterable, non-volatile memory as compared to the traditional non-volatile memory, fewer headers are required and the available memory locations are used more efficiently.

[0034] Reference in the specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. The appearances of the phrase “in one embodiment” in various places in the specification are not necessarily all referring to the same embodiment.

[0035] While the invention has been described in terms of several embodiments, those skilled in the art will recognize that the invention is not limited to the embodiments described, but can be practiced with modification and alteration within the spirit and scope of the appended claims. The description is thus to be regarded as illustrative instead of limiting.



## CLAIMS

What is claimed is:

1. A memory device comprising:  
an array of memory locations implemented as bit-alterable, non-volatile memory configured as a plurality of blocks of memory locations; and  
control circuitry coupled with the array of memory locations to cause a block of data to be stored in the array of memory spanning a boundary between a first block of memory locations and a second block of memory locations.
2. The memory device of claim 1 wherein the control circuitry causes a header having an indication of a memory location corresponding to the block of data to be stored within the first block of memory locations.
3. The memory device of claim 1 wherein the bit-alterable, non-volatile memory includes cells including a thin film chalcogenide alloy material.
4. The memory device of claim 3 wherein the chalcogenide alloy material comprises GeSbTe.
5. The memory device of claim 3 wherein the chalcogenide alloy material is selected from the group consisting of: GaSb, InSb, InSe, Sb<sub>2</sub>Te<sub>3</sub>, GeTe,

$\text{Ge}_2\text{Sb}_2\text{Te}_5$ ,  $\text{InSbTe}$ ,  $\text{GaSeTe}$ ,  $\text{SnSb}_2\text{Te}_4$ ,  $\text{InSbGe}$ ,  $\text{AgInSbTe}$ ,  $(\text{GeSn})\text{SbTe}$ ,  $\text{GeSb}(\text{SeTe})$ , and  $\text{Te}_{81}\text{Ge}_{15}\text{Sb}_2\text{S}_2$ .

6. The memory device of claim 1 wherein the block of data comprises system data to be used during system initialization and further wherein the block of data is stored in a pre-selected location within the memory array for all initialization sequences.

7. A method comprising:

receiving data to be stored in a bit-alterable, non-volatile memory configured as a plurality of blocks of memory locations; and

causing the data to be stored as at least one data fragment that spans a boundary between a first block of memory locations and a second block of memory locations.

8. The method of claim 7 further comprising causing a header having an indication of a memory location corresponding to the data fragment to be stored within the first block of memory locations.

9. The method device of claim 7 wherein the bit-alterable, non-volatile memory includes cells including a thin film chalcogenide alloy material.

2/10

10. The method device of claim 9 wherein the chalcogenide alloy material comprises GeSbTe.

11. The method device of claim 9 wherein the chalcogenide alloy material is selected from the group consisting of: GaSb, InSb, InSe, Sb<sub>2</sub>Te<sub>3</sub>, GeTe, Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>, InSbTe, GaSeTe, SnSb<sub>2</sub>Te<sub>4</sub>, InSbGe, AgInSbTe, (GeSn)SbTe, GeSb(SeTe), and Te<sub>81</sub>Ge<sub>15</sub>Sb<sub>2</sub>S<sub>2</sub>.

12. An article comprising a computer-readable medium having stored thereon instructions that, when executed, cause one or more processors to:

receive data to be stored in a bit-alterable, non-volatile memory configured as a plurality of blocks of memory locations; and

cause the data to be stored as at least one data fragment that spans a boundary between a first block of memory locations and a second block of memory locations.

13. The article of claim 12 further comprising instructions that, when executed, cause the one or more processors to cause a header having an indication of a memory location corresponding to the data fragment to be stored within the first block of memory locations.

14. The article device of claim 12 wherein the bit-alterable, non-volatile memory includes cells including a thin film chalcogenide alloy material.

4/10

15. The article device of claim 14 wherein the chalcogenide alloy material comprises GeSbTe.
16. The article device of claim 14 wherein the chalcogenide alloy material is selected from the group consisting of: GaSb, InSb, InSe, Sb<sub>2</sub>Te<sub>3</sub>, GeTe, Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>, InSbTe, GaSeTe, SnSb<sub>2</sub>Te<sub>4</sub>, InSbGe, AgInSbTe, (GeSn)SbTe, GeSb(SeTe), and Te<sub>81</sub>Ge<sub>15</sub>Sb<sub>2</sub>S<sub>2</sub>.
17. A method comprising accessing system data during initialization of an electronic system by retrieving data from a pre-selected location in a bit-alterable, non-volatile memory without scanning multiple memory locations to locate the system data.
18. The method device of claim 17 wherein the bit-alterable, non-volatile memory includes cells including a thin film chalcogenide alloy material.
19. The method device of claim 18 wherein the chalcogenide alloy material comprises GeSbTe.
20. The method device of claim 18 wherein the chalcogenide alloy material is selected from the group consisting of: GaSb, InSb, InSe, Sb<sub>2</sub>Te<sub>3</sub>, GeTe,



$\text{Ge}_2\text{Sb}_2\text{Te}_5$ ,  $\text{InSbTe}$ ,  $\text{GaSeTe}$ ,  $\text{SnSb}_2\text{Te}_4$ ,  $\text{InSbGe}$ ,  $\text{AgInSbTe}$ ,  $(\text{GeSn})\text{SbTe}$ ,  $\text{GeSb}(\text{SeTe})$ , and  $\text{Te}_{81}\text{Ge}_{15}\text{Sb}_2\text{S}_2$ .

21. An article comprising a computer-readable medium having stored thereon instructions that, when executed, cause one or more processors to access system data during initialization of an electronic system by retrieving data from a pre-selected location in a bit-alterable, non-volatile memory without scanning multiple memory locations to locate the system data.

22. The article device of claim 21 wherein the bit-alterable, non-volatile memory includes cells including a thin film chalcogenide alloy material.

23. The article device of claim 22 wherein the chalcogenide alloy material comprises  $\text{GeSbTe}$ .

24. The article device of claim 22 wherein the chalcogenide alloy material is selected from the group consisting of:  $\text{GaSb}$ ,  $\text{InSb}$ ,  $\text{InSe}$ ,  $\text{Sb}_2\text{Te}_3$ ,  $\text{GeTe}$ ,  $\text{Ge}_2\text{Sb}_2\text{Te}_5$ ,  $\text{InSbTe}$ ,  $\text{GaSeTe}$ ,  $\text{SnSb}_2\text{Te}_4$ ,  $\text{InSbGe}$ ,  $\text{AgInSbTe}$ ,  $(\text{GeSn})\text{SbTe}$ ,  $\text{GeSb}(\text{SeTe})$ , and  $\text{Te}_{81}\text{Ge}_{15}\text{Sb}_2\text{S}_2$ .

25. A system comprising:  
an antenna;

2/10

a memory system coupled with the antenna, the memory system having an array of memory locations implemented as bit-alterable, non-volatile memory configured as a plurality of blocks of memory locations and control circuitry coupled with the array of memory locations to cause a block of data to be stored in the array of memory spanning a boundary between a first block of memory locations and a second block of memory locations.

26. The system of claim 25 wherein the control circuitry causes a header having an indication of a memory location corresponding to the block of data to be stored within the first block of memory locations.

27. The system of claim 25 wherein the bit-alterable, non-volatile memory includes cells including a thin film chalcogenide alloy material.

28. The system of claim 27 wherein the chalcogenide alloy material comprises GeSbTe.

29. The system of claim 27 wherein the chalcogenide alloy material is selected from the group consisting of: GaSb, InSb, InSe, Sb<sub>2</sub>Te<sub>3</sub>, GeTe, Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub>, InSbTe, GaSeTe, SnSb<sub>2</sub>Te<sub>4</sub>, InSbGe, AgInSbTe, (GeSn)SbTe, GeSb(SeTe), and Te<sub>81</sub>Ge<sub>15</sub>Sb<sub>2</sub>S<sub>2</sub>.



ABSTRACT

Methods and apparatuses for storage of data in bit-alterable, non-volatile memories.

100






Fig. 1

2/5





**Fig. 2a**




**Fig. 2b**

3/5

**Fig. 3**



**Fig. 4a**



**Fig. 4b**




Fig. 5a




Fig. 5b